Diagnosis of Multiple-Voltage Design with Bridge Defect by Khursheed, Syed Saqib et al.
2 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, PAPER ID: 4838
V￿
0￿ R￿ 1￿ R￿2￿
V￿th2￿
V￿th1￿
I￿2￿
I￿1￿
0￿
0￿
0￿
1￿
1￿
1￿
Faulty￿ Fault-free￿
A
￿
n
￿
a
￿
l
￿
o
￿
g
￿
 
￿
d
￿
o
￿
m
￿
a
￿
i
￿
n
￿
D
￿
i
￿
g
￿
i
￿
t
￿
a
￿
l
￿
 
￿
d
￿
o
￿
m
￿
a
￿
i
￿
n
￿
R￿
V￿O￿
D1￿
D2￿
S￿ 2￿
S1￿
V￿O￿
I￿1￿
I￿2￿
R
￿
s
￿
h
￿
A: Resistive Bridge￿
B: Bridging Fault Behaviour￿
Fig. 1. Bridge fault example
voltage setting? To the best of our knowledge, the work re-
ported here is the ﬁrst to consider diagnosing bridge defects in
multi-Vdd designs and present results to show that the lowest
supply voltage provides the best resolution for single voltage
diagnosis. This work further exploits the additional information
from other voltage settings to improve the diagnosis accuracy
up to 72% over single voltage diagnosis. In addition this work
also analyses hard-shorts (bridges with 0 Ω resistance) and
experimental results show that diagnosis accuracy has little
variation across different voltage settings for this class of
defects.
For Multi-Vdd designs that operate at more than one voltage
setting, it is desirable to reduce diagnosis cost by achieving
the minimum possible Test Application Time (TAT), while
achieving high diagnosis accuracy. Therefore, it is important
to investigate the most useful Vdd settings or combination of
Vdds, which may yield the desired outcome by omitting tests
at some voltage settings. In this work, we show experimental
results using different Vdd pairs and identify the most useful
Vdd pair, such that high diagnosis accuracy is achieved using
reduced TAT, thereby reducing diagnosis cost.
The paper is organized as follows: Section II gives an
overview of resistive bridge defects and their behavior in
the context of multi-Vdd design. The motivation for multi-
Vdd diagnosis is discussed in Section III. In Section IV we
present a multi-Vdd diagnosis algorithm for bridge defects.
Experimental setup and results are reported in Section V, and
ﬁnally Section VI concludes the paper.
II. PRELIMINARIES
A typical bridge fault behavior is illustrated in Fig. 1. Fig. 1-
A shows a resistive bridge, D1 and D2 are the gates driving the
bridged nets, while S1 and S2 are successor gates, i.e., gates
having inputs driven by one of the bridged nets. Let us consider
the case when the output of D1 is driven high and the output of
D2 is driven low. The dependence of the voltage level on the
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Fig. 2. Effect of supply voltage on bridge fault: Analog/Digital domain
output of D1 (VO) on the equivalent resistance of the physical
bridge is shown in Fig. 1-B (based on Spice simulation with
0.12µm library and the well-known behavior of resistive bridge
for different resistance values). The deviation of VO from
the ideal voltage level (Vdd) is highest for small values of
Rsh and decreases for larger values of Rsh. To translate this
analog behavior into digital domain, the input threshold voltage
levels Vth1 and Vth2 of the successor gates S1 and S2 have
been added to the VO plot. For each value of the bridge
resistance Rsh, the logic values read by inputs I1 and I2 can be
determined by comparing VO with the input threshold voltage
of the corresponding input. These values are shown in the
second part of Fig. 1-B (marked as “digital domain”). Crosses
are used to mark the faulty logic values and ticks to mark the
correct ones. It can be seen that, for bridges with Rsh > R2,
the logic behavior at the fault site is fault-free (all inputs read
the correct value), while for bridges with Rsh between 0 and
R2, one or more of the successor inputs are reading a faulty
logic value. The Rsh value corresponding to R2 is normally
referred to as “critical resistance” as it represents the crossing
point between faulty and correct logic behavior. Methods for
determining the critical resistance have been presented in [21].
A number of bridge resistance intervals can be identiﬁed
based on the corresponding logic behavior. For example,
bridges with Rsh ∈ [0,R1] exhibit the same faulty behavior in
the digital domain (all successor inputs read the faulty logic
value), similarly, for bridges with Rsh ∈ [R1,R2], successor
gate S2 reads the faulty value, while S1 reads the correct
value, and ﬁnally for Rsh > R2 all the successor gates read
the correct logic value. Consequently, each interval [Ri,Ri+1]
corresponds to a distinct logic behavior occurring at the bridge
fault site.
Next, we provide an analysis of the effect of varying supply
voltage on bridge fault behavior, which explains why defects
behave differently at different voltage settings [17], [18].
Fig. 2-A show the relation between the voltage on the output of